A

Project Report (font size 16)

on (font size 14)

Project Title (font size 18)

submitted as partial fulfillment for the award of (font size 14)

BACHELOR OF TECHNOLOGY (font size 22)

DEGREE (font size 20)

SESSION 2025-26 (font size 12)

in

Electronics & Communication Engineering (font size 18)

By (font size 14)

Student1 Name (Roll No.) (font size 14)

Student2 Name (Roll No.)

Student3 Name (Roll No.)

Student4 Name (Roll No.)

Under the supervision of (font size 16)

Name of Faculty Supervisor (font size 14)

KIET Group of Institutions, Ghaziabad

Affiliated to

Dr. A.P.J. Abdul Kalam Technical University, Lucknow

(Formerly UPTU)

May, 2026

DECLARATION

We hereby declare that this submission is our own work and that, to the best of our knowledge and belief, it contains no material previously published or written by another person nor material which to a substantial extent has been accepted for the award of any other degree or diploma of the university or other institute of higher learning, except where due acknowledgment has been made in the text.

Signature

Name(s):

Roll

No.(s):

Date:

KIET UNIVERSITY
DEEMED TO BE
DELHI-NCR, INDIA
(Under Section 3 of the UGC Act, 1956)

CERTIFICATE

This is to certify that Project Report entitled "Project Title" which is submitted by "Student name" in partial fulfillment of the requirement for the award of degree B. Tech. in Department of Electronics & Communication Engineering of Dr. A.P.J. Abdul Kalam Technical University, Lucknow is a record of the candidates own work carried out by them under my supervision. The matter embodied in this report is original and has not been submitted for the award of any other degree.

Supervisor Name **Dr. Vibhav Kumar Sachan**

(Designation) **(Dean, ECE)**

Date:

ACKNOWLEDGEMENT

It gives us a great sense of pleasure to present the report of the B. Tech Project undertaken during B. Tech. Final Year. We owe special debt of gratitude to supervisor name and designation, Department of Electronics & Communication Engineering, KIET Group of Institutions, Ghaziabad, for his/her constant support and guidance throughout the course of our work. His sincerity, thoroughness and perseverance have been a constant source of inspiration for us. It is only his cognizant efforts that our endeavors have seen light of the day.

We also take the opportunity to acknowledge the contribution of Dr. Vibhav Kumar Sachan, Dean, Electronics and Communication Engineering Department, KIET Group of Institutions, Ghaziabad, for his full support and assistance during the development of the project. We also do not like to miss the opportunity to acknowledge the contribution of all the faculty members of the department for their kind assistance and cooperation during the development of our project. Last but not the least, we acknowledge our friends for their contribution in the completion of the project.

Date:
Sig. (s):
Name
(s):
Roll No.:

ABSTRACT

Abstract of the report.

TABLE OF CONTENTS

Page No.

DECLARATION..... 11

CERTIFICATE..... III

ACKNOWLEDGEMENTS..... 1v

ABSTRACT..... v

LIST OFFIGURES..... IX

LIST OF TABLES..... XI

LIST OF ABBREVIATIONS..... xu

CHAPTER 1(INTRODUCTION)..... **1**

1.1. Introduction..... **1**

1.2. Project Description..... **1**

CHAPTER 2 (LITERATURE RIVIEW)..... 2

2.1. Sub heading l 2

2.2. Sub heading 2..... 2

2.2.1 Sub sub-heading I..... 2

CHAPTER3 (PROPOSED METHODOLOGY)..... 3

3.1. Subheading..... 3

CHAPTER 4 (RESULTS AND DISCUSSION)..... 4

CHAPTER 5 (CONCLUSIONS AND FUTURE SCOPE)..... 5

5.1 Conclusion…..... 5

5.2 Future Scope..... 5

REFERENCES..... 6
APPENDEX l..... 7

LIST OF FIGURES

Figure No.	Description	Page No.
1.1	Name of the figure	2

LIST OF TABLES

Table. No.	Description	Page No.
1.1	Name of the Table	22

LIST OF ABBREVIATIONS

PEC	Perfect Electric Conductor

CHAPTER 1

INTRODUCTION

1.1 **INTRODUCTION**

1.2 **PROJECT DESCRIPTION**

CHAPTER 2

LITERATURE REVIEW

CHAPTER 3

PROPOSED METHODOLOGY

CHAPTER 4

RESULTS AND DISCUSSION

CHAPTER 5

CONCLUSION AND FUTURE SCOPE

REFERENCES (Sample IEEE Format)

1. B. J. Blalock, and P.E. Allen. “Low-Voltage, Bulk-Driven MOSFET Current Mirror for CMOS Technology,” IEEE ISCAS I995, vol. 3, pp. 1972-1975, 1995.
2. S. S. Rajput, and S. S. Jamuar, “Low Voltage Analog Circuit Design Techniques,” IEEE CAS Mag., vol. 3, no. 1, pp. 24-42, 2002.
3. Y. Haga, H. Zare-Hoseini, L. Berkovi, and I. Kale, “Design of a 0.8 Volt fully differential CMOS OTA using the bulk- driven technique,” Proc. ISCAS 2005, IEEE International Symposium, vol. 1, pp. 220– 223, May 2005.
4. Z. Zhu, J. Mo, and Y. Yang, “A Low voltage Bulk-driving PMOS Cascode Current Mirror,” 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008, pp. 2008-2011, Oct. 2008.
5. P. E. Allen, and D. R. Holberg, CMOS Analog Circuit Design, 2nd ed., New York: Oxford University Press, 2004, pp.73-89.
6. S. Kang, and Y. Leblibici, CMOS Digital Integrated Circuits, 3rd ed., New Delhi: TataMcGraw-Hill, 2003, pp. 94-114.
7. S. T. Wang, “On the I-V characteristics of Floating Gate MOS transistors,” IEEE Trans. Electron Devices, ED-26, pp. 346 – 348, 1974.
8. E. Rodriguez-Villegas, and H. Barnes, “Solution to trapped charge in FGMOS transistors,” IEE Electronic Letters, vol. 39, no.19, pp. 1416 – 1417, September 2003.
9. Behzad Razavi, Design of Analog CMOS Integrated Circuits, New Delhi, Tata McGraw-Hill, 2002, pp. 139-145.

APPENDIX 1